Tag Archives | HDL Designer

An interesting way to manage multiple VHDL architectures

In this post I want to discuss an interesting naming convention that can be used to manage multiple firmware architectures. I will start off with a description of where the convention came from and how it works. After this I will show how Scineric Workspace can manage the process for you if you decide to […]

Read full story Comments { 0 }